Most algorithms designed for shared-memory distributed systems assume the single-writer multi-reader (SWMR) setting where each process is provided with a unique register readable by all. In a system where computation is performed by a bounded number n of processes coming from a very large (possibly unbounded) set of potential participants, the assumption of a SWMR memory is no longer reasonable. If only a bounded number of multi-writer multi-reader (MWMR) registers are provided, we cannot rely on an a priori assignment of processes to registers. In this setting, simulating SWMR memory, or equivalently, ensuring stable writing (i.e., every written value persists in the memory), is desirable.
Introduction
We consider a model of distributed computing in which at most n participating processes communicate via reading and writing in a shared memory. The participating processes come from a possibly unbounded set of potential participants: each process has a unique identifier (IP address, RFID, MAC address, etc.) which we, without loss of generality, assume to be an integer value. Given that processes do not have an a priori knowledge of the participating set, it is natural to assume that they can only compare their identifiers to establish their relative order, otherwise they essentially run the same algorithm [15] . This model is therefore called comparison-based [2] .
In a comparison-based model, assuming that processes have access to single-writer multi-reader registers (SWMR memory) is no longer reasonable. Indeed, it would require either an a priori assignment of processes to distinct registers or some kind of renaming, which already involves interprocess communication. Therefore, the only suitable assumption, as it is the case for anonymous systems [17] , is that processes have access to multi-writer multi-reader registers (MWMR memory), without prior assignment.
In this paper, we study space complexity of comparison-based algorithms implementing SWMR memory for participating processes. Assuming that we only have access to a bounded number of multi-writer multi-reader (MWMR) memory locations, the implementation allows each process to write to an abstract location assigned to it and to read from the distinct abstract locations assigned to all other participating processes. The SWMR abstraction can be further used to build higher-level abstractions, such as renaming [2] and atomic snapshot [1] .
To simulate a SWMR memory, we need to ensure that every write performed by a participating process p i on its abstract SWMR register is persistent : every future abstract read will contain either this write value or a more recently written value by p i . To achieve persistence of written data in a concurrent MWMR system, the emulated abstract write may have to update multiple base MWMR registers. A natural question arises: How many base MWMR registers do we need?
It is immediate that n registers are required if we head for a lock-free implementation, i.e., we want to ensure that progress by at least one process is made in every run of the implementation. Indeed, any algorithm with n − 1 or less registers can be brought into the situation where every base register is covered by a distinct process that is about to execute a write operation on it [4] . If we let the remaining process p i complete a new abstract write operation, the other n − 1 processes may destroy the written value by a block write on the covered registers (each process perform its pending write operation). Thus, the value written by p i is "lost": no future read would find it. It has been recently shown that n base registers are not only necessary, but also sufficient for a lock-free implementation [8] .
A wait-free SWMR memory implementation that guarantees progress to every process (that takes sufficiently many steps) can be achieved with 2n − 1 registers [8] . The two extremes (lockfreedom and wait-freedom) suggest an intriguing question: is there a linear dependency between the amount of progress the implementation provides and its space complexity: if processes are guaranteed more progress, do they need more base registers?
Contributions In this paper, we give an evidence of such a dependency. Using novel covering-based arguments, we show that any 2-obstruction-free algorithm requires n + 1 base registers. Recall that k-obstruction-freedom requires that every process makes progress if it takes enough steps under the condition that at most k processes take infinitely many steps [16] . The stronger property of k-lock-freedom [5] guarantees progress to up to k processes taking sufficiently many steps, regardless of the scheduler.
For any k = 1, . . . , n, we also provide a k-lock-free SWMR memory implementation that uses only n + k − 1 base registers, which suggests the following: Conjecture 1. It is impossible to implement a k-obstruction-free SWMR memory in a comparisonbased model of n processes using n + k − 2 MWMR registers.
An interesting implication of our results is that 2-lock-free and 2-obstruction-free SWMR implementations have the same optimal space complexity. Given that n-obstruction-freedom and n-lock-freedom coincide, we expect that, for all k = 1, . . . , n, k-obstruction-free and k-lock-free (and all progress conditions in between [5] ) require the same number n + k − 1 of base registers. Curiously, our results highlight a contrast between complexity and computability, as we know that certain problems, e.g., consensus, can be solved in an obstruction-free way, but not in a lock-free way [12] .
Related work There is a lot of work on the space complexity of distributed computations. Jayanti, Tan and Toueg [13] , gave linear lower bounds on the space complexity of implementing a large class of perturbable objects (such as CAS and counters). For atomic-snapshot algorithms, Fatourou, Ellen and Ruppert [10] showed that there is a tradeoff between the time and space complexities, both in the anonymous and the non-anonymous cases. Zhu [18] showed that n − 1 MWMR registers are required for obstruction-free consensus. Delporte et al. [9] studied the space complexity of anonymous k-set agreement using MWMR registers, and showed a dependency between space complexity and progress conditions. In particular, they provide a lower bound of n + k − m MWMR registers to solve anonymous repeated k-set agreement in the k-obstruction-free way, for k < m.
Delporte et al. [7] showed that comparison-based n-process k-set agreement can be solved using 2(n−k)+1 registers. This upper bound was later improved to n−k+1 and extended to anonymous systems by Bouzid, Raynal and Sutra [3] . They also gave a k-set agreement algorithm adapting the space complexity of n − k + m to the desired level of m-obstruction-freedom provided when the problem is solvable, i.e., for m ≤ k and, thus, using less than n registers for m < k.
To our knowledge, the only lower bound on the space-complexity of implementing a SWMR memory has been given by Delporte et al. [8] who showed that lock-free comparison-based implementation require n registers. The lower bound trivially holds for k-lock-free or anonymous implementations.
Concerning upper bounds, Delporte et al. [8] proposed two different implementations using n or 2n − 1 for respectively lock-free and wait-free systems. These algorithms are used in [6] to construct SWMR memory implementations working in unknown systems, in which no bound on the number of processes participating is known. The algorithms proposed use an adaptive number of 3p + 1 and 4p registers (with p the number of participants) for, respectively, lock-free and wait-free implementations.
Roadmap The paper is organized as follows. Section 2 defines the system model and states the problem considered in this paper. Section 3 presents a k-lock-free SWMR memory implementation. Section 4 shows that a 2-obstruction-free SWMR memory implementation requires n + 1 MWMR registers and hence that our algorithm is optimal for k = 2. Section 5 concludes the paper with implications and open questions.
Model
We consider the asynchronous shared-memory model, in which a bounded number n > 1 of asynchronous crash-prone processes communicate by applying read and write operations to a bounded number m of base atomic multi-writer multi-reader atomic registers. An atomic register r can be accessed with two memory operations: write(r, v) that replaces the content of the register with value v and read(r) that returns the content of the k th register. The processes are provided with unique identifiers from an unbounded name space. Without loss of generality, we assume that the name space is the set of positive integers.
An algorithm assigned to each process is a (possibly non-deterministic) automaton that accepts high-level operation requests as an application input, stipulates which read or write operations on base registers to perform next in each state, changes its state depending on the result of each of these operation, and returns responses of high-level operations. Processes that take at least one step of the algorithm are called participating.
Comparison-based algorithms
We assume that the processes are allowed to use their identifiers only to compare them with the identifiers of other processes: the outputs of the algorithm only depend on the inputs, the relative order of the identifiers of the participating processes, and the schedule of their steps. Formally, given a run of a comparison-based algorithm with participants i 1 , . . . , i s (monotonically increasing), by replacing the identifiers of participating processes with j 1 , . . . , j s (monotonically increasing), we also obtain a run of this algorithm. Notice that the assumption does not preclude using the identifiers in communication primitives, it only ensures that decisions taken in the algorithm's run are taken only based on process identifiers relative ordering.
Recall that, in this model, m MWMR registers can be used to implement a wait-free mcomponent multi-writer atomic-snapshot memory [1] exporting operations Update(i, v) (updating position i of the memory with value v) and Snapshot() (atomically returning the contents of the memory). Moreover, in the implementation, Update(i, v) only writes once, to register i, and Snapshot() is read-only. For convenience, in our upper-bound algorithm we are going to use atomic snapshots instead of read-write registers.
SWMR memory
A single-writer multi-reader (SWMR) memory exports two operations: Write() that takes a value as a parameter and Collect() that returns a multi-set of values. It is guaranteed that, in every run, there exists a reading map π that associates each complete Collect operation C, returning a multi-set V = {v 1 , . . . , v s }, with a set of s write operations {w 1 , . . . , w s } performed, respectively, by distinct processes p 1 , . . . , p s such that:
• The set {p 1 , . . . , p s } contains all processes that completed at least one write operation before the invocation of C;
• For each i = 1, . . . , s, w i is either the last write operation of process p i preceding the invocation of C or a write operation of p i concurrent with C.
Note that our definition does not guarantee atomicity of SWMR operations. Intuitively, a collect operation can be seen as a sequence of reads on regular registers [14] , each associated with a distinct participating process. Such a collect object can be easily transformed into a single-writer atomic snapshot abstraction [1].
Progress conditions
In this paper we focus on two families of progress conditions, both generalizing the wait-free progress condition, namely k-lock-freedom and k-obstruction-freedom.
A process is called correct (in a given run) if it takes infinitely many steps in that run. An algorithm is said to be wait-free [11] , if and only if it ensures that every correct process makes progress, i.e., completes infinitely many high-level operations (in our case, Writes and Collects). The weaker property of k-lock-freedom [5] requires that at least k correct processes make progress (if there are less than k correct processes, every correct process makes progress). The even weaker property of k-obstruction-freedom [12, 16] requires that every correct process makes progress, under the condition that there are at most k correct processes.
In [5] , a more general property of (ℓ, k)-freedom is introduced, unifying k-obstruction-freedom and k-lock-freedom: if there are at most ℓ correct processes, then at least min(k, ℓ) correct processes make progress. Thus, (k, k)-freedom is k-obstruction-freedom, (n, k)-freedom is k-lock-freedom and (n, n)-freedom is wait-freedom. Note that (ℓ, k)-freedom is stronger than (ℓ ′ , k ′ )-freedom if and only if ℓ ≥ ℓ ′ and k ≥ k ′ and thus in particular that k-lock-freedom is stronger requirement than k-obstruction-freedom (strictly stronger for 1 ≤ k < n).
3 Upper bound: k-lock-free SWMR memory with n + k − 1 registers
Similarly to [8] , our algorithm is full-information: every process alternates atomic snapshots and updates, where each update performed by a process incorporates the result of its preceding snapshot. Recall that in the atomic-snapshot implementation that we use [1] , Update(i, v) only writes once, to register i, and Snapshot() is read-only. It immediately follows that every value written to a register will persist (i.e., will be present in the result of every subsequent snapshot), unless there is another process poised to write to the same register. Additionally, the pigeonhole principle implies that k processes can cover at most k distinct registers. Thus, if, at a given point of a run, a value is present in n registers, then the value will persist. This observation implies a simple n-register lock-free SWMR implementation in which a high-level Write operation alternates snapshots and updates of all registers, one by one in the round-robin fashion, until the written high-level value is present in all n registers. Thus, a high-level Collect operation can simply return the set of the most recent values (defined using monotonically growing sequence numbers) returned by a snapshot operation.
A wait-free SWMR memory implementation [8] using 2n − 1 registers follows the n-register lock-free algorithm but, intuitively, replaces register n with register n − 1 + pos, where pos is the rank of the process among the currently observed participants (with some additional conflict resolution mechanisms). This way, there is a time after which every participating process has a dedicated register to write, and each value it writes to it will persist. In particular, every value it writes will be seen by all processes and will eventually be propagated to the n − 1 first registers.
To implement a k-lock-free SWMR memory using n+k−1 registers, a process should determine, in a dynamic fashion, to which out of the last k − 1 registers to write. In our algorithm, by default, a Write operation uses only the first n registers, but if a process observes that its value is absent from some registers in the snapshot (some of its previous writes have been overwritten by other processes), it uses extra registers to propagate its value. The number of these extra registers depends on how many other processes have been observed as making progress.
Algorithm 1: k-lock-free SWMR simulation using n + k − 1 MWMR registers.
1 View : list of triples of type (ValueType, IdType, N), initially set to ∅; 2 opCounter ∈ N, initially set to 0; 
Overview of the upper bound
Our k-lock-free SWMR simulation, which uses n + k − 1 base MWMR registers, is presented in Algorithm 1.
In a Write operation, the process adds the operation to be performed to its local view (line 5). The process then attempts to add its local view, together with the outcome of a snapshot, to each of the first WritePosMax registers, where WritePosMax is initially set to n and then adapts to the number of processes observed as concurrently active (lines [8] [9] [10] [11] [12] [13] [14] [15] . The writing process continues to do so until its Write operation value is present in at least n registers (line 15).
The Collect operation is rather straightforward. It simply takes a snapshot of the memory and, for each participating process observed in the memory, it returns its most recent value (selected using associated sequence numbers, line 22).
Safety
At a high level, the safety of Algorithm 1 relies on the following property of register content stability: Lemma 1. Let, at some point of a run of the algorithm, value (v, id, c) be present in some register R and such that no process is poised to execute an update on R, (i.e., no process is between taking the snapshot of MEM (line 9) and the update of R (line 12)), then at all subsequent times
Proof. Suppose that at time τ , a register R contains (v, id, c) and no process is poised to execute an update on R. Suppose, by contradiction, that R does not contain it at some time τ ′ > τ . Let τ min , τ min > τ , be the smallest time such that (v, id(p), c) is not in R. Therefore, a write must have been performed on R, by some process q, at time τ min with a view which does not contain (v, id, c). Such a write can only be performed in line 12, with a view including the last snapshot of M EM performed by q in line 9. Process q must have performed this snapshot operation on R at some τ R < τ as (v, id, c) is present in R between times τ and τ min and as τ R < τ min . Thus q is poised to write on R at time τ -a contradiction.
The persistence of the values in a specific uncovered register (Lemma 1) can be used to show the persistence of the value of a completed Write operation in MEM:
Proof. Before returning from its Write operation, p performed a snapshot operation on MEM at some time τ S , τ S < τ (line 9), which returned a view of the memory in which at least n registers contain the triplet (v, id(p), c). As p was performing a snapshot in line 9 at time τ S , at most n − 1 processes can be poised to perform an update on some register at time τ S . As a process can be poised to perform an update on at most one register at a time, there can be at most n − 1 distinct registers covered at time τ S . Therefore, at time τ S , there is at least one uncovered register containing (v, id(p), c), let us call it R. By Lemma 1, (v, id(p), c) will be present in R for any time τ ′ > τ S , thus for any time τ ′ > τ as τ > τ S .
With Lemma 2, we can derive safety of our SWMR memory simulation (Section 2.2): Theorem 1. Algorithm 1 safely simulates SWMR memory.
Proof. It can be easily observed that a triplet (v, id, c) corresponds to a unique Write operation of a value v, performed by the process with identifier id. Therefore, a Collect operation returns a set of values proposed by Write operations from distinct processes, and thus the map π is well-defined.
By Lemma 2, the value (v, id, c) corresponding to a Write operation completed at time τ is present in some register R for any time τ ′ > τ , thus, the set of values resulting from any snapshot operation performed after time τ contains (v, id, c). Thus, for any complete Collect operation C, π(C) contains a value for every process which completed a Write operation before C was invoked. Also, as each value returned by a Collect is the one associated to the greatest sequence number for a given process, it comes from the last completed Write or from a concurrent one.
Progress
We will show, by induction on k, that Algorithm 1 satisfies k-lock-freedom. We first show, as in [8] , that Write operations of Algorithm 1 are 1-lock-free:
Proof. If this is not the case, then, eventually, all n first registers are infinitely often updated only by correct processes unsuccessfully trying to complete a Write operation. Thus, eventually all n first registers contains the value from such incomplete Write operations. As there are at most n− 1 covered registers when a snapshot is taken, one of these value is eventually permanently present in some register (Lemma 1). So, this value is eventually contained in the local view of every correct process, and thus, eventually be present in every update of all the n first registers. The process with this Write value must therefore eventually pass the test on line 15 and, thus, complete its Write operation -a contradiction.
The induction step is primarily implied by the helping mechanism which guarantees that a process making progress eventually ensures that the processes it observes as having a pending operation also make progress (the mechanism is similar to the one of the wait-free implementation of [8] ):
is eventually present in the local view of a process q performing an infinite number of Write operations, and if p is correct, then p eventually completes its c th Write operation.
Proof. By Lemma 2, if process q returns from a Write operation with value (v, id(q), c) at time τ , then for any time τ ′ ≥ τ there is a register containing (v, id(q), c). But note that (v, id(q), c) is written to a register only associated with q's local view. Thus, as q completes an infinite number of Write operations, each local view of q will eventually be forever present in some register. Thus, it will be observed eventually in every snapshot taken by correct processes, and, therefore, included in their local view, and so, eventually present in every registers written infinitely often, in particular in the first n registers. Thus, eventually, p will pass the test at line 15 and complete its corresponding c th Write operation.
By the base case provided by Lemma 3 and Lemma 4, we have:
Lemma 5. Write operations in Algorithm 1 satisfy k-lock-freedom.
Proof. We proceed by induction of k, starting with the base case of k = 1 (Lemma 3). Suppose that Write operations satisfy ℓ-lock-freedom for some ℓ < k. Consider a run in which at least ℓ + 1 processes are correct, but only ℓ of them make progress (if such a run doesn't exist, the algorithm satisfies (ℓ + 1)-lock-freedom). In this run, at least one correct process is eventually blocked in a Write operation. According to Lemma 4, the ℓ processes performing infinitely many simulated Write operations eventually do not observe new values written by other processes. By the algorithm, these processes eventually never write to the last k − ℓ > 0 registers.
A correct process that never completes a Write operation will execute the while loop (lines 8-15) infinitely many times, and thus, will infinitely often take a snapshot and update its local view (line 9). In particular, it will eventually observe a new Write operation performed by each of the ℓ processes completing infinitely many Write operations. It will then eventually include at least ℓ + 1 processes in its set of active processes (i.e., the ℓ processes performing infinitely many Write operations and itself). It will therefore eventually write to the (n + ℓ) th register infinitely often. In the considered run, this register is written infinitely often only by correct processes which do not complete new Write operations. The value from at least one of such process will then be observed by the ℓ processes making progress. By Lemma 4, this process will eventually complete its Write operation -a contradiction.
Collect operations in Algorithm 1 clearly satisfy wait-freedom as there are no loops and MWMR snapshot operations are wait-free. Thus Lemma 5 and the wait-freedom of Collect operations imply:
Theorem 2. Algorithm 1 is a k-lock-free implementation of a SWMR memory for n processes using n + k − 1 MWMR registers. 4 Lower bound: impossibility of 2-obstruction-free SWMR memory implementations with n MWMR registers
The algorithm in Section 3 gives an upper bound of n + k − 1 on the number of MWMR registers required to implement a SWMR memory satisfying the k-lock-free progress condition in the comparison-based model. In this section, we present a lower bound on the number of MWMR registers required in order to provide a 2-obstruction-free, and hence also a 2-lock-free, SWMR memory implementation.
Overview of the lower bound
Our proof relies on the concepts of covering and indistinguishability. A register is covered at a given point of a run if there is at least one process poised to write to it (we say that the process covers the register). Hence, a covered register cannot be used to ensure persistence of written data: by awakening the covering process, the adversarial scheduler can overwrite it. This property alone can be used to show that n registers are required for an obstruction-free (and hence also for a 1-lock-free) SWMR memory implementation [4] , but not to obtain a lower bound of more than n shared resources as there is always one which remains uncovered.
Indistinguishability captures bounds on the knowledge that a process may possess about the rest of the system. Two system states are indistinguishable for a process if it has the same local state in both of them and if the shared memory includes the same content. Thus, in a SWMR memory implementation, a Write operation can safely terminate only if, in all indistinguishable states, its value is present in a register that is not covered by a process unaware of that value.
In our proof, we work with a composed notion of covering and indistinguishability. The idea is to show that there is a large set of reachable system states, indistinguishable to a given process p, in which different sets of registers are covered. Intuitively, if a set of registers is covered in one of these indistinguishable states, p must necessarily write to a register outside of this set in order to complete a new simulated Write operation. Hence, if such indistinguishable states exist for all register subsets, then p must write its value to all registers. To perform infinitely many high-level Write operations, p must then write infinitely often to all available registers. But then any other process p ′ taking steps can be masked by the execution of p (i.e., any write p ′ makes to a MWMR register can be scheduled to be overwritten by p). This way we establish that no 2-obstruction free implementation exists, as it requires that at least two processes must be able to make progress concurrently.
Preliminaries
Assume, by contradiction, that there exists a 2-obstruction-free SWMR implementation using only n registers. To establish a contradiction, we consider a set of runs in which every process performs infinitely many Write operations with monotonically increasing arguments. Let Π denote the set of n processes and R denote the set of n available registers.
State, configurations and indistinguishability Formally, a process is modeled as a set of states and transitions between states. In each state, the process is poised to perform a step, i.e., a read or write on some MWMR register. Once the step is performed, the process moves to a new state according to the algorithm, possibly non-deterministically and possibly to a step corresponding to another SWMR memory operation.
A configuration, or system state, consists of the state of all processes in Π and the content of all registers in R. In the initial configurations, all processes are in their initial states, and all registers carry initial values.
A configuration C is said to be indistinguishable from a configuration C ′ for a set of processes P , if the content of all registers and the states of all processes in P are identical in C and C ′ . Let I(C, P ) denote the set of all configurations that are indistinguishable from C for P .
We say that a step e by a process p is applicable to a configuration C, if e is the pending step of p in C, and we denote by Ce the configuration reached from C after p performed e. A sequence of steps e 1 , e 2 , . . . is applicable to C, if e 1 is applicable to C, e 2 is applicable to Ce 1 , etc. A (possibly infinite) sequence of steps applicable to a configuration C is called an execution from C. A configuration C is said to be reachable from a configuration C ′ , and denoted C ∈ Reach(C ′ ), if there exists a finite execution suffix α of C that is applicable to C ′ , such that C = C ′ α. If omitted, the starting configuration is the initial configuration, and we write C ∈ Reach() if C is a configuration of our algorithm.
We say that an execution is P -only, for a set of processes P , if it consists only of steps by processes in P . We say that a set of processes P is hidden in an execution α if all writes in α performed by processes in P are overwritten by some processes not in P , without any read performed by processes not in P in between. Given a sequence of steps α and a set of processes P , let α| P be the sub-sequence of α containing only the steps from processes in P . Observation 1. If a P -only execution α is applicable to C, it is applicable to any C ′ ∈ I(C, P ), and it maintains indistinguishability of processes in P , i.e., {C ′ α, C ′ ∈ I(C, P )} ⊆ I(Cα, P ).
A similar observation can be made concerning hidden executions:
Observation 2. Given an execution α starting from C in which processes in Π \ P are hidden, then α| P is applicable to any C ′ ∈ I(C, P ), and {C ′ α| P , C ′ ∈ I(C, P )} ⊆ I(Cα, P ).
Coverings and confusion
We say that a set of processes P covers a set of registers R in some configuration C, if for each register r ∈ R, there is a process p ∈ P such that the next step of p in C is to write r (the predicate is denoted Cover (R, P, C)).
Our lower bound result relies on a concept that we call confusion. We say that a set of processes P are confused on a set of registers S in a reachable configuration C, denoted Confused (P, S, C), if and only if there exists a non-empty set of reachable configurations D such that:
1. For any process p in Π\ P , there exist two local states of p, s p and s ′ p , such that the following can be verified. A configuration D belongs to D if and only if, for any process p in Π \ P , the local state of p in D is either s p or s ′ p , and D is indistinguishable from C to processes in P , i.e.:
∀p ∈ Π \ P, ∃s p , s ′ p local states of p : D ∈ D ⇔ (∀p ∈ Π \ P : local state of p in D is in {s p , s ′ p }) ∧ (D ∈ I(C, P )) .
2. For any strict subset R of S, there exists D ∈ D such that R is covered by Π \ P in D, i.e.:
∀R S, ∃D ∈ D : Cover (R, Π \ P, D).
Intuitively, processes in P are confused on S in C if any strict subset of S might be covered by Π \ P in some configuration that is indistinguishable from C for the processes in P . Additionally, we require that the property holds if we restrict ourselves to some set of configurations where processes not in P might be in only one out of two fixed states.
In Figure 1 , we give an example of confusing configuration C for 8 processes and 8 registers. Processes {p 5 , p 6 , p 7 , p 8 } are confused on registers {r 1 , r 2 , r 3 , r 4 , r 5 }. Registers are represented as nodes, and pairs of registers that a process might be covering are represented as edges. The configurations indistinguishable from C for {p 5 , p 6 , p 7 , p 8 } are defined via composition of states for p 1 , p 2 , p 3 and p 4 in which they, respectively, cover registers in {r 1 , r 2 }, {r 2 , r 3 }, {r 2 , r 4 } and {r 4 , r 5 }. An example of a covering of {r 1 , r 2 , r 3 , r 5 } for some particular execution is presented on the right side.
We show first that if processes in P are confused on a set R of sufficiently many registers, |R| ≥ n + 1 − |P |, then the existence of a confusion can be characterized by properties of the set of constrained configurations D, indistinguishable for P , as follows: Lemma 6. Let P Π, S ⊆ R, C ∈ Reach(), with |P | + |S| ≥ n + 1, for some D ⊆ Reach(). We then have Confused (P, S, C) if and only if, ∀(S 1 , S 2 ) ⊆ S 2 such that S 1 ∩ S 2 = ∅ and S 1 ∪ S 2 = S, ∃p ∈ Π \ P whose state is either s p or s ′ p in any configuration in D and such that p is poised to write on some register r ∈ S 1 in s p and on some register r ∈ S 2 in s ′ p .
Proof. First, let us assume that we have P confused on S in C such that |S| + |P | ≥ n + 1. Let D be the set of configurations satisfying the properties implied by the confusion.
Let us now assume that there is a partitioning of S into non-empty subsets S 1 and S 2 (i.e. S 1 ∩ S 2 = ∅ and S 1 ∪ S 2 = S) such that for any process p ∈ Π \ P , in states s p or s ′ p , p does not cover registers from both S 1 and S 2 (recall that s p and s ′ p are the only states p can take in D). Let P 1 and P 2 be the set of processes of Π \ P which are respectively either possibly poised to write to a register in S 1 and S 2 in configurations from D. As P 1 ∩ P 2 = ∅ by assumption, we have
is a strict subset of S, thus the confusion implies that there exists a configuration D ∈ D with Cover (S \ {r}, Π \ P, D). As registers in S 1 can only be covered by processes from P 1 , then we have Cover (S 1 , P 1 , D). But a set of processes cannot cover more registers than it has processes, as |P 1 | < |R 1 | -a contradiction. Now let us assume that there is a set of configurations D composed of executions indistinguishable from C for P and which includes all configurations in which each process p in Π \ P can take one out of two states s p and s ′ p . Let us assume that, moreover, for any partition of S into non-empty subsets S 1 and S 2 , there is a process p ∈ Π \ P such that p is poised to write on some register from S 1 in s p and on some register from S 2 in s ′ p . Let us show that any strict subset of S is covered in some execution from D, and hence that we have a Confused (P, S, C). Let S 0 be a non-empty subset of S. Consider the set of configurations D 0 consisting of all configurations from D in which every process which might be covering a register either in S 0 or in S \ S 0 are fixed covering a process in S \ S 0 . Let S 1 be the union of S 0 and the registers which are covered in all configurations in D 0 by some process in Π \ P . Note that every process fixed covering some register in D 0 now has its two possibly covered registers included in S 1 . Repeat this process with some D 1 , S 2 , . . . , until we obtain two identical sets of registers S i and S i+1 , and let f = i + 1.
We obtain S f = S. Indeed, if S f is not equal to S, by assumption there is a process which might be covering in D either a register in S f or a register in S \ S f . This process may still be covering these two registers in D f −1 as otherwise the registers would be included in S f . Thus, S f must be strictly greater than S f −1 -a contradiction.
By construction, at the end all registers in S f \ S 0 are covered, thus all registers in S \ S 0 . As this is true for any non-empty S 0 , any strict subset of S is covered in some execution of D and thus we have Confused (P, S, C).
This result implies that if a set of processes P is confused on some set of registers R in some reachable configuration C, then there is a process p ∈ Π \ P such that P ∪ {p} is confused on some set of registers R ′ ⊆ R with |R ′ | = |R| − 1 in C. Proof. By Lemma 6, the confusion can be characterized by a set of configurations D such that, for any partitioning of S into non-empty subsets S 1 and S 2 , there exists a process in p ∈ Π \ P such that the set of registers that p might be covering in D intersects with both S 1 and S 2 .
In particular, given any register r ∈ S, this holds for the partition in sets {r} and S \ {r}. Note that, as the set of registers a process p ∈ Π \ P might be covering in D must include r, and as it may cover two registers in D, then a process might be intersecting at most two such partitions. Thus, as there are |S| such partitioning schemes, and as there are at most 2(n − |P |) intersections with these partitions, and as |S| + |P | ≥ n + 1, and as each one is intersected at least once, then there is at least one partition intersected at most once.
Consider a register r such that the resulting partition is intersected only once and consider process p which implies this intersection. By splitting S \ {r} into two non-empty subsets S 1 and S 2 , we obtain partitions of S into non-empty subsets (S 1 ∪ {r},S 2 ) and (S 1 ,S 2 ∪ {r}). Both partitions of S are intersected according to Lemma 6, but as p might be covering only two registers in D, one of which is r, then there must be another process intersecting one of these two partitions. This intersection implies an intersection of S 1 and S 2 . Thus, as all partitions of S are intersected by some process in Π \ (P ∪ {p}), we conclude that Confused (P ∪ {p}, S \ {r}, C).
We now show that the characterization can be used to increase the number of registers that processes are confused on, by decreasing the number of confused processes: Lemma 8. Let P Π, S ⊆ R, C ∈ Reach(), with |P | + |R| = n + 1 and Confused (P, S, C). If ∃p ∈ P , ∃r 1 ∈ S, ∃r 2 ∈ R \ S, ∃(C 1 , C 2 ) ∈ (Reach(C)) 2 such that C 1 = Cα 1 and C 2 = Cα 2 with Π \ P hidden in α 1 and α 2 and with C 1 ∈ I(C 2 , Π \ {p}), with Cover(r 1 , {p}, C 1 ) and Cover(r 2 , {p}, C 2 ), then we have Confused (P \ {p}, S ∪ {r 2 }, C 1 ).
Proof. By Lemma 6, we can select the set of configurations D verifying the confusion, where any partition of S into non-empty subsets S 1 and S 2 is such that there is a process in Π \ P which may be poised to write either to a register in S 1 or to a register in S 2 .
Following Observation 2, we can apply executions α 1 | P and α 2 | P to all configurations in I(C, P ) and we obtain configurations in I(C 1 , P ). In particular, we can apply these executions to configurations from D and maintain the induced confusion as processes in Π \ P do not take any step (and thus their states do not change). Let D ′ = {C ′ α 1 | P , C ′ ∈ D} ∪ {C ′ α 2 | P , C ′ ∈ D}. As C 1 ∈ I(C 2 , Π \ {p}), {C ′ α 1 | P , C ′ ∈ D} ⊆ I(C 1 , P ) and {C ′ α 2 | P , C ′ ∈ D} ⊆ I(C 2 , P ), we have D ′ ⊆ I(C 2 , P \ {p}).
Let us notice that in D ′ , process p can take any of the two given states and all possible combinations are possible. Now consider a partition of S ∪ {r 2 } into non-empty subsets S 1 and S 2 . If neither subset is equal to {r 2 }, then it is inherited from D that, in D ′ , a process might be covering either some register in S 1 or some register in S 2 . If either S 1 or S 2 is equal to {r 2 }, then the condition on D ′ is satisfied. Therefore, by Lemma 6, we have Confused (P \ {p}, S ∪ {r 2 }, C 1 ).
A 2-obstruction-free implementation of n-process SWMR implementation requires n + 1 registers
To establish our lower bound, we show that there is a reachable configuration C in which there is a process confused on all n registers. Intuitively, we proceed by induction on the number of "confusing" registers. For the base case, we show that the initial configuration can lead to a confusion of all but one process on two registers: Proof. We are considering a comparison-based algorithm, therefore processes can only use their rank among observed participants in their executions. In the initial configuration, processes are only aware of their own identifiers. As there are only finitely many registers and an unbounded number of potential participants, they may all write on the same register first. Consider the configuration C b reached after all processes run until they are poised to write to some register r.
Let p 1 and p 2 be two of them. As p 2 is covering r, a solo execution of p 1 must eventually write to another register. Consider the configuration C reached by some execution α from C b in which p 1 executes until it is poised to write to a register r ′ distinct from r for the first time, and then p 2 executes its pending write on r. As p 1 is hidden in α, C and C b α| Π\{p1} are indistinguishable for all processes except p 1 (Observation 2). In C, p 1 is poised to write r ′ , but in C b α| p1 , p 1 is poised to write on r, so for
We now prove our inductive step. Given a configuration in which a set P of processes is confused on a set S of registers, such that |P | + |S| = n + 1, we can obtain a configuration in which a set P ′ of strictly less than |P | processes are confused on a set S ′ of strictly more than |S| registers, maintaining |P ′ | + |S ′ | = n + 1:
Proof. Starting from the configuration C, such that we have Confused (P, S, C) with |P | + |S| = n + 1, we are first going to reach another configuration C c in which all registers not used in the confusion are covered by confused processes. Consider a confused process p ∈ P . When executed alone starting from C, p must eventually write to a register that is not covered in any of the configurations which are not distinguishable by p. Thus p must eventually write to a register in R \ S or write to all registers in S. Let p run until it is poised to write to an uncovered register in R \ S, or until it is poised to write to some register in S. If p becomes poised to write to some register in S, then there is a configuration indistinguishable by P \ {p} such that all registers in S are covered. As soon as one process does so, writing to all registers in S is no longer a suitable option. Thus, if we repeat this scheme successively to all processes in P , because |P | + |S| = n + 1, we reach a configuration C c in which there is some process p ∈ P poised to write to a register in S and such that Cover (Π \ S, Π \ (P ∪ {p}), C c ). Note that, as C c is a configuration reached from C in a P -only execution, we have Confused (P, S, C c ).
We thus have reached a configuration C c such that there exists p ∈ P for which:
Now from this configuration, we are going to reach a new one in which an alternative set of registers forms a confusion for P . For this, let us first select a process used in the confusion such that the remaining processes form a reduced confusion. This is done by using Lemma 7: we obtain p c ∈ Π \ P and r ∈ S such that Confused (P ∪ {p c }, S \ {r}, C c ). Note that there is a configuration in C ′ c ∈ I(C c , P ) in which p c covers a register r c ∈ S \ {r}. Intuitively, p c is free to form an alternative set of registers used to confuse P .
If p is executed alone from C ′ c , it will eventually write to all registers in S. Thus an execution of p and p c can be made in such a way that p c is hidden, as long as p c does not write to a register outside of S. In fact, as the algorithm satisfies 2-obstruction-freedom, p c must eventually write to a register outside of S in such an execution. Consider the execution α from C ′ c in which p c is executed until it is poised to write to some register r ′ ∈ R \ S and p c hidden in α. We obtain two configurations C ′ c α| P and C ′ c α, indistinguishable to all processes but p c , reached from C ′ c using two executions in which Π \ (P ∪ {p c }) is hidden, such that p c is covering r c ∈ S \ {r} in C ′ c α| P and r ∈ R \ S in C ′ c α. By Lemma 8, we get Confused (P, (S ∪ {r ′ }) \ {r}, C ′ c α| P ). As α| P is {p}-only, we reach a configuration C a in which, for some p ∈ Π \ P , we have:
Now we are able to create an extended confused set by mixing steps of p and steps from process p ′ ∈ P which is covering register r ′ in C a . From C a , just by the confusions provided by P and the covering provided by Π \ (P ∪ {p, p ′ }), both p and p ′ must write to all registers in either S, S ∪ {r ′ } \ {r} or {r, r ′ } before completing a new Write operation. Moreover, if one of {p, p ′ } covers a register in S \ {r}, then the other process must write to both r and r ′ . Likewise, if one of the two processes covers r or r ′ , then the other process must write to all registers in S or S ∪ {r ′ } \ {r}, respectively.
From C a , let p execute until it is poised to write to some register in S \ {r} (p ′ covers r ′ in C a ). Then, let p ′ execute until it is poised to write on some register r ′′ distinct from r for the last time before it would go to write to r. Let α be this execution. Two cases may occur:
• r ′′ ∈ S ∪ {r ′ }: In this case, we let p continue until it is poised to write on r and then we let the process in P \ {p, p ′ } which is covering r ′′ in C a to proceed to its pending write. Let β be this execution from C a α. As processes in Π \ P are hidden in αβ and in αβ| P \{p ′ } , and as p ′ is covering r ∈ S in C a αβ and r ′′ ∈ R \ S in C a αβ| P \{p ′ } , and as C a αβ| P \{p ′ } ∈ I(C a αβ, π\{p ′ }), and as Confused (P, S, C a ), we can apply Lemma 8 and obtain Confused (P \ {p ′ }, S ∪ {r ′′ }, C a αβ).
• r ′′ ∈ S ∪ {r ′ }, and so r ′′ ∈ (S ∪ {r ′ }) \ {r}: In this case, we let p execute until it reach a state where its next step would change the selection by p ′ of which register to write next in a resumed execution of p ′ . Note that if this never happens, then we stop p when it is poised to write on r.
1. If the next step of p would change the selection by p ′ of which register to write next in a resumed execution of p ′ , then p's next step must be a write. Let β be the execution from C a α in which p ′ executes until it is poised to write to r and then p performs its pending write. Let γ be the execution from C a α where p performs its write and then p ′ executes its write and continues until it is poised to write again to some register r ′′′ distinct from r. As β and γ only contain writes with already fixed values, and as p did not perform any read, we have C α γ ∈ I(C α β, Π \ {p ′ }). Note that Π \ P is hidden in αβ and in αγ, and that p ′ covers r in αβ but covers r ′′′ in αγ.
-If r ′′′ ∈ S, as moreover we have Confused (P, (S ∪{r ′ })\{r}, C a ), applying Lemma 8, we obtain Confused (P \ {p ′ }, (S ∪ {r ′ }), C a αβ). -If r ′′′ ∈ R \ S, as moreover we have Confused (P, S, C a ), applying Lemma 8, we obtain Confused (P \ {p ′ }, (S ∪ {r ′′′ }), C a αβ).
2. If p becomes poised to write on r, then we let p ′ execute until it is also poised to write on r. Let β be this execution from C a α. From C a αβ, let p ′ run until it becomes poised to write to a register r ′′′ distinct from the first time, and then let p perform its pending write on r. Let γ be this extension. Note that C a αβγ| {p} ∈ I(C a αβγ, Π \ {p}, that Π \ P are hidden in αβγ and in αβγ| { p}, that p ′ is poised to write on r in αβγ| { p} but on r ′′′ in αβγ.
-If r ′′′ ∈ S, as moreover we have Confused (P, (S ∪{r ′ })\{r}, C a ), applying Lemma 8, we obtain Confused (P \ {p ′ }, (S ∪ {r ′ }), C a αβγ). -If r ′′′ ∈ R \ S, as moreover we have Confused (P, S, C a ), applying Lemma 8, we obtain Confused (P \ {p ′ }, (S ∪ {r ′′′ }), C a αβγ).
Our lower bound directly follows from Lemmata 9 and 10:
Theorem 3. In the comparison-based model, a 2-obstruction-free SWMR memory simulation requires n + 1 MWMR registers in an n process system.
Proof. We show that there is a reachable configuration in which a process is confused on all registers. This is done by an induction on the size of the set of registers to be confused on. Lemma 9 shows that we have a reachable configuration in which all but one of the processes are confused on two registers. Thus the sum of the number of confused processes and the number of registers confused on is equal to n + 1. We can therefore apply Lemma 10 and obtain a configuration with a confusion using, again, a sum of n + 1 registers and processes, but with strictly more registers.
The inductive step works as long as the number of registers used in the confusion is less than n.
There is then a reachable configuration C such that ∃p ∈ Π with Confused (C, {p}, R). The confusion implies that any strict subset of R is covered by the remaining n − 1 processes in some configuration indistinguishable from C for p. But a process p may complete a Write operation if and only if the value it is writing is present in a register which is not covered (by a process not aware of the value) in any of the configurations indistinguishable to p. Therefore in an infinite solo-execution of p, p must write infinitely often all registers. But any arbitrarily long execution from any other process may be hidden by incorporating sufficiently many steps of p, and thus any SWMR memory implementation that uses strictly less than n + 1 MWMR registers does not satisfy 2-obstruction-freedom.
Concluding remarks
This paper shows that the optimal space complexity of SWMR implementations depends on the required progress conditions: lock-free algorithms trivially require n registers, while 2-obstructionfree ones (and, thus, also 2-lock-free ones) require n + 1 registers. We also extend the upper bound to k-lock-freedom, for all k = 1, . . . , n, by presenting a k-lock-free SWMR implementation using n + k − 1 registers. A natural conjecture is that the algorithm is optimal, i.e., no algorithm exists for n + k − 2 registers. Also, since for k = 1, 2 and n, k-obstruction-freedom and k-lock-freedom impose the same space complexity, it appears natural to conjecture that this is also true for all k = 1, . . . , n.
Given that our n + 1 lower bound proof, the main contribution of this paper, turned out to be quite intricate, we expect that confirming this conjectures might require some novel, possibly knowledge-based, arguments similar to those we introduced.
An interesting corollary to our results is that the progress property of 2-obstruction-freedom requires strictly more space to be implemented than 1-lock-freedom. But the two properties are, in general, incomparable: a 2-solo run in which only one process makes progress satisfies 1-lock-freedom, but not 2-obstruction-freedom, and a run in which 3 or more processes are correct but no progress is made satisfies 2-obstruction-freedom, but not 1-lock-freedom. The relative costs of incomparable progress properties, e.g., in the (ℓ, k)-freedom spectrum [5] , are yet to be understood. A possibly surprising result is that, while 2-obstruction-free repeated 2-set-consensus can be implemented using n registers [3] , the apparently simpler SWMR memory simulation cannot.
The SWMR memory abstraction can be viewed as a stable-set abstraction with a conventional put/get interface: every participating process can put values to the set and get the set's content, so that every get operation returns all values previously put. For the stable-set abstraction, we can extend our results to the anonymous setting.
Indeed, we claim that the same algorithm may apply to the stable-set abstraction for anonymous systems when the number of processes n is known. But the question of whether an adaptive solution exists (expressed differently, a solution that does not assume any upper bound on the number of participating processes) for anonymous systems remains open. Adaptive SWMR memory simulations [6] do not naturally generalize to anonymous systems. The implementation might exist if there is a known bound on the number of processes or on the range of written values [17] . In the anonymous setting, when none of these assumption holds, we actually believe that no such implementation is possible.
